[ä¿ëȸ»çÁ¤º¸]  

- ASIC, SOC ¼³°èÀü¹®È¸»ç (»ï¼ºÀüÀÚ SOC ¼³°èÆÄÆ®³Ê)
- ¸ÅÃâ : 120¾ï¿øÀÓÁ÷¿ø : 90¸í,  ä¿ë»çÀ¯: »ç¼¼È®Ãæ (ä¿ëÈ®´ë¸¦ À§ÇÑ 100¾ï¿ø´ë ÀÚ±ÝÈ®º¸»óÅÂ) 

   

[ä¿ëºÎ¹®]  SOC ¹ÝµµÃ¼ RTL ¼³°è (ÁÖÀÓ-¼ö¼®±Þ, ´Ù¼öä¿ë)

- IP, SoCÀÇ ¼³°è»ç¾ç °áÁ¤ ¹× ¾ÆÅ°ÅØÃÄ °³¹ß
³í¸®È¸·Î ¼³°è ¹× °ËÁõ
- Sanity Check 
¼öÇà: Lint, CDC, Synthesis, EQ, ECO
- SDC generation and verification (PT constraint)
- UPF generation and verification (VC LP)
- PerfomanceProfiling, Power Estimation


[Áö¿øÀÚ°Ý]

 - ´ëÁ¹ÀÌ»ó, 5~25³â °æ·ÂÀÚ 

 - UVM µîÀÇ ÃֽŠ°ËÁõ ¹æ¹ý·Ð¿¡ ´ëÇÑ ÀÌÇصµ°¡ ³ôÀº ºÐ
 - RTL 
³í¸®È¸·Î ¼³°è Áö½Ä º¸À¯ÀÚ (Verilog, SystemVerilog)
 - 
Ĩ ¼³°è ¹× ¼³°è ¹æ¹ý·Ð¿¡ ´ëÇÑ ÀÌÇصµ°¡ ³ôÀº ºÐ
 - C, C++ 
µî ÇÁ·Î±×·¡¹Ö ¾ð¾î¿¡ ´ëÇÑ ÀÌÇصµ°¡ ³ôÀº ºÐ
 

[±Ù¹«Áö]  ¼­¿ï½Ã ¼ÛÆı¸

[ÀüÇüÀýÀÚ] ¼­·ùÀüÇü-¸éÁ¢(ÇʱâTest)-ÃÖÁ¾ÇÕ°Ý

[±Ù¹«¿©°Ç] ¿¬ºÀ: »óÇâÁ¶Á¤ ¿øÄ¢, ÀÚ³àÇÐÀÚ±ÝÁö¿ø(´ëÇб³±îÁö), ½ºÅå¿É¼Ç Á¦°øµî

 

¹ÝµµÃ¼µð½ºÇ÷¹ÀÌÀü±âÀüÀÚ Àü¹®¼ºÀ» ¹ÙÅÁÀ¸·Î ÃÖÀûÀÇ °á°ú¸¦ ¸¸µé¾î µå¸³´Ï´Ù.   

---------------------------------------------------------------------------- 

. (ÁÖ)ÇÇÇ÷¾ HRÄÁ¼³ÅÏÆ® ÀÌ¿µ±¸»ó¹« (»ï¼º¹ÝµµÃ¼¸Å±×³ªÄ¨¹ÝµµÃ¼ ÀÓ¿øÃâ½Å)

ÀüÈ­ ¿¬¶ôó :  ***-****-****

. e-Mail : yglee9@epeoplelab.com******@*******.***