±¹³» ¿ì·® ½Ã½ºÅ۹ݵµÃ¼ ±â¾÷ MCU¹ÝµµÃ¼ µðÁöÅÐ ¼³°è (°úÀå~ºÎÀå)


¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç

´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø


[´ã´ç¾÷¹«] 

IC top integration

- ARM MCU top integration ¼³°è

- Verilog HDL coding ¹× simulation

- Cadence, Synopsys EDA tool »ç¿ë (Incisive, Design Vision Synthesis, STA, ATPG, Formality µî)

- FPGA °ËÁõ (Altera, Xilinx, C coding)

- ¾ç»ê test setup support

- Á¦Ç° Ư¼º Æò°¡ ÁøÇà

[ÀÚ°Ý¿ä°Ç]

°æ·Â»çÇ×: °æ·Â(10³â ÀÌ»ó )
Çз»çÇ×: ´ëÇб³(4³â)Á¹¾÷


- Àü±â ÀüÀÚ Á¦¾î °øÇÐ ¹ÝµµÃ¼°øÇÐ ÀÓº£µðµå ½Ã½ºÅÛ/ ÄÄÇ»ÅÍ °øÇÐ / ¼ÒÇÁÆ®¿þ¾î °øÇÐ µî Àü°øÀÚ ¿ì´ë

- ARM Architecture/AMBA BUS ¼³°è °æ·Â ¹× ¼³°è ¾÷¹« °ü·Ã EDA tool »ç¿ë °æ·Â 


1 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ¿¬ºÀ ÇùÀÇ ÈÄ °áÁ¤

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > ¸éÁ¢ÁøÇà > ÃÖÁ¾½É»ç > ÃÖÁ¾ÇÕ°Ý
  • Ãß°¡ Á¦Ãâ¼­·ù
    À̷¼­, ÀÚ±â¼Ò°³¼­

Á¢¼ö¹æ¹ý

ä¿ë½Ã

  • Á¢¼ö¹æ¹ý: ÀÎÅ©·çÆ® ä¿ë½Ã½ºÅÛ, À̸ÞÀÏ
  • Á¢¼ö¾ç½Ä: ÀÎÅ©·çÆ® À̷¼­, ÀÚÀ¯¾ç½Ä
  • ´ã´çÀÚ: ÀνÎÀÌÆ®HRG ¹æÈ£³² ´ëÇ¥ÀÌ»ç (***-****-****,******@*******.***)

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

00