1. ±â¾÷Á¤º¸

   ¹ÝµµÃ¼ IP Àü¹®±â¾÷


2. ä¿ëºÐ¾ß ¹× Áö¿øÀÚ°Ý/¿ì´ë»çÇ× 

  ¹ÝµµÃ¼ Hardware Engineer

 [´ã´ç¾÷¹«]

-  Spec definition, Macro/Micro ¾ÆÅ°ÅØó ¼³°è,

RTLÄÚµù, Simulation and SynthesisÀ» Æ÷ÇÔÇÑ ¸ðµâ °³¹ß

-  Scripting toolÀ» »ç¿ëÇÏ¿© ±âÁ¸ RTL ºí·Ï°ú °ËÁõ ȯ°æÀ» À¯Áö ¹× Çâ»ó

-  Software development team°ú Çù¾÷

[ÀÚ°Ý¿ä°Ç]

- Çз : Çлç(4³â) ÀÌ»ó

- °æ·Â : 5~15³â

• ASIC/SOC/FPGA °³¹ß °æÇè

• Verilog HDL ¹× C/C+¸¦ »ç¿ëÇÑ ¼³°è/°ËÁõ¿¡ ´ëÇÑ Àü¹® Áö½Ä

• AMBA AXI¿Í memory sub systemÀÌÇصµ

• RTL simulation, debugging, synthesis and lint/CDCÀ» À§ÇÑ EDA ÅøÀÇ ±â¼ú º¸À¯

[¿ì´ë»çÇ×]

    - memory sub system °æ·ÂÀÚ

    - image signal processing ÀÌÇصµ

    - video codec  



¡Û ±âŸ ¹®ÀÇ´Â ¾Æ·¡ ¿¬¶ôó¸¦ ÂüÁ¶ÇØ ÁֽʽÿÀ ¡Û

 HRÄÁ¼³Æà À¯ÇѼ® ÀÌ»ç 

  * T: ***-****-**** 

  * C: ***-****-****

  * E-mail: ******@*******.***