SoC Design Engineer
- ¹ÝµµÃ¼ ´ë±â¾÷(±Þ)
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
---|---|---|---|
SoC Design Engineer |
[´ã´ç¾÷¹«] ¤ýȸ·ÎÀÇ ¼³°è(RTL Design) / ASIC Design |
[ÀÚ°Ý¿ä°Ç] ¤ýµðÁöÅÐ ½Ã½ºÅÛ¿¡ ´ëÇÑ ÀÌÇØ ¤ýVerilog HDL(Çʼö), ÀÌ¿Ü ±âŸ HDL(Hardware ¤ýC ¾ð¾î ¤ý°ü·ÃºÐ¾ß ÇлçÇÐÀ§ ÀÌ»ó [¿ì´ë»çÇ×] ¤ýPython µîÀÇ script Language È°¿ë °¡´ÉÇϽŠºÐ ¤ýSystemVerilog, System-C µîÀÇ ¾ð¾î È°¿ë °¡´ÉÀÚ [±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý¿¬ºÀ: ¸Å¿ì ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽŠºÐ¸¸ |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
2024-07-11 (¸ñ) 23½Ã59ºÐ±îÁö
±âŸ À¯ÀÇ»çÇ×