[ÀÚ°Ý¿ä°Ç] ¤ýÇзÂ: 4³â Çлç ÀÌ»ó ¤ýÀü°ø: ÄÄÇ»ÅÍ°øÇÐ, ÀüÀÚ°øÇÐ µî À¯°ü Àü°øÀÚ¤ýHigh Speed Signaling Wireline Transceiver Design ¤ý Circuit design of wireline transceiver building blocks, i.e. SERDES (>=10 Gbps), transmitter, PLL¤ýProven track record and hands-on experience of enabling SERDES and PLL designs into mass production¤ýAnalog/mixed-signal modeling and simulation to drive¤ýArchitectural decisions and derive block-level requirements¤ýWork with layout engineering team to implement physical designs¤ýComplete top-level spice and mixed-mode simulations to validate top-level integration¤ýConduct peer reviews of circuit design and verification results¤ýWork with bring-up and characterization team to evaluate silicon results
[¿ì´ë»çÇ×] ¤ýµ¿Á¾ Top Tier ±¹/³»¿Ü ±â¾÷ Ãâ½Å ¼±È£
[±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý±Ù¹«Áö: °æ±â ¤ý¿¬ºÀ: ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽŠºÐ¸¸ ¤ý¹®ÀÇ: ***-****-****/ lhy@gracenpartners.com******@*******.***
|