SoC Prototype °ËÁõ Engineer
- ¹ÝµµÃ¼ ´ë±â¾÷
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
---|---|---|---|
SoC Prototype °ËÁõ Engineer |
[´ã´ç¾÷¹«] ¤ý¼³°èµÈ ȸ·ÎÀÇ Hardware PrototypeÀ¸·ÎÀÇ º¯È¯ ¹× ±âÃÊ °ËÁõ ¤ýHardware Prototype ±â¹ÝÀÇ °ËÁõ ¤ýVirtual PrototypingÀ» À§ÇÑ System-C |
[ÀÚ°Ý¿ä°Ç] ¤ýÇзÂ: 4³â Çлç ÀÌ»ó ¤ýµðÁöÅÐ ½Ã½ºÅÛ¿¡ ´ëÇÑ ÀÌÇØ ¤ýVerilog HDL(Çʼö), ÀÌ¿Ü ±âŸ HDL(Hardware ¤ýC ¾ð¾î (Embedded Processor ¿ë °£´ÜÇÑ ÄÚµå °³¹ß °¡´ÉÇÑ ¼öÁØ) ¤ýHardware PrototypeÀ» ´Ù·ç±â À§ÇÑ ¿©·¯°¡Áö ÀÀ¿ë ¼ÒÇÁÆ®¿þ¾î, ½ºÅ©¸³Æ® °³¹ß ¤ý°¢Á¾ Script ¾ð¾î [¿ì´ë»çÇ×] ¤ýPython µîÀÇ Script Language È°¿ë °¡´ÉÇϽŠºÐ ¤ýSystem Verilog, System-C µîÀÇ ¾ð¾î È°¿ë °¡´É ¤ýUVM°ú °°Àº Verification methodology¿¡ ´ëÇÑ °æÇè ¹× È°¿ë °¡´ÉÇϽŠºÐ [±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý¿¬ºÀ: ¸Å¿ì ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽŠºÐ¸¸ |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
±âŸ À¯ÀÇ»çÇ×