SoC Product Implementation Engineer
- ¹ÝµµÃ¼ ´ë±â¾÷
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
---|---|---|---|
SoC Product Engineer |
[´ã´ç¾÷¹«] ¤ýÀÚ»ç SoC Product¿¡ ´ëÇÑ Timing Constraint (SDC) Á¦ÀÛ ¹× Á¤ÇÕ¼º °ËÅä (Pre STA) ¤ýÀÚ»ç SoC Product Design¿¡ ´ëÇÑ ÀÌÇظ¦ ±â¹ÝÀ¸·Î CTS Guide¸¦ ºñ·ÔÇÑ Implementation Guide¸¦ Á¦ÀÛ ¤ýÀÚ»ç SoC Product Implementation °úÁ¤À» Management Çϸç GDS OutÀ» À§ÇÑ Sign-Off Check ¤ýPost STA¸¦ ¼öÇàÇÏ¿© Timing, DRC, Integrity Check ¤ýScan / BIST µî DFT Insertion ¹× IST Àû¿ë °ü·Ã Design °ËÅä ¤ýEDA Tool (Synthesis, STA, DFT µî)¿¡ ´ëÇÑ Evaluation, Environment Setup ¹× °ËÁõ |
[ÀÚ°Ý¿ä°Ç] ¤ýÇзÂ: 4³â Çлç ÀÌ»ó ¤ýSoC Design / Sequential Circuit¿¡ ´ëÇÑ ÀÌÇØ ¤ýSoC Product °³¹ß °úÁ¤¿¡ ´ëÇÑ ÀÌÇØ ¹× °æÇè (PI ¾÷¹« °æÇè) ¤ýSDC (Design Constraints) ±¸¹®¿¡ ´ëÇÑ ÀÌÇØ ¹× ÀÛ¼º ´É·Â ¤ýDFT (Scan / BIST) ±¸Çö ¹× °ËÁõ °æÇè ¤ýEDA Tool¿¡ ´ëÇÑ °æÇè (STA, DFT, Synthesis, LEC µîµî) [¿ì´ë»çÇ×] ¤ýPD (Physical Design, P&R Layout) ¾÷¹« À¯ °æÇèÀÚ ¤ýIn-system Test Àû¿ë Product À¯ °æÇèÀÚ [±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý¿¬ºÀ: ¸Å¿ì ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽŠºÐ¸¸ |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
±âŸ À¯ÀÇ»çÇ×