Auto P&R/
                 (20³â ÀÌ»ó~ )
              - ¹ÝµµÃ¼ ´ë±â¾÷

¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç

¸ðÁýºÎ¹® ´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø

Auto P&R/

(20³â ÀÌ»ó~ ) 

[´ã´ç¾÷¹«]

¤ýBuild DFT Test plan for Hierarchical
   design

¤ýExperience of Low power (DFT) design

¤ýDFT Test Vector generation and Silicon 

   Bring-up

¤ýMass product follow-up and yield

 improvement

¤ýDDI / T-Con P&R/STA/Physical 

 Verification Experience

¤ýPhysical Synthesis Design Experience 

 (DCNXT, Fusion Compiler, Genus)

¤ýHierarchy Physical Design / UPF Physical

 Design / Fin-FET Process Physical Design

¤ýStatic/Dynamic IR-Drop & EM Analysis 

and Solution Consulting

[ÀÚ°Ý¿ä°Ç] 

¤ýÇзÂ: 4³â Çлç ÀÌ»ó

¤ýÀü°ø: Àü±â/ÀüÀÚ À¯°ü

¤ý°æ·Â: 20³â ÀÌ»ó~


[¿ì´ë»çÇ×] 

¤ýDigital Design °æÇè ¹× ÀÌ·Ð º¸À¯ÀÚ

¤ý¿µ¾î ´ÉÅëÀÚ



[±âŸ»çÇ×]

¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷
¤ý±Ù¹«Áö: ¼­¿ï °­³²

¤ý¿¬ºÀ: ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽŠºÐ¸¸
¤ý¹®ÀÇ:  ***-****-**********@*******.***


0 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ¿¬ºÀ ÇùÀÇ ÈÄ °áÁ¤

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > ¸éÁ¢ÁøÇà > ÃÖÁ¾½É»ç > ÃÖÁ¾ÇÕ°Ý
  • Ãß°¡ Á¦Ãâ¼­·ù
    À̷¼­, ÀÚ±â¼Ò°³¼­

Á¢¼ö¹æ¹ý

  • Á¢¼ö¹æ¹ý: ÀÎÅ©·çÆ® ä¿ë½Ã½ºÅÛ
  • Á¢¼ö¾ç½Ä: ÀÎÅ©·çÆ® À̷¼­, ÀÚ»ç¾ç½Ä, ÀÚÀ¯¾ç½Ä

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.