[ä¿ë»ç] ÀÌÂ÷ÀüÁö ¹ÝµµÃ¼ Àü¹®±â¾÷
[Æ÷Áö¼Ç] Analog Design Engineer (½ÅÀÔ / ¼®¹Ú»ç)
[´ã´ç¾÷¹«]
- ȸ·Î¼³°è¿¡ ¿ä±¸µÇ´Â ±âÃÊ ÇнÀ ¹× Presentation
- ¼³°èµÈ ȸ·ÎÀÇ Simulation °ËÁõ°ú ¹®¼ ÀÛ¼º
- ±â´É ¾ÈÀü ±âÃÊ ÇнÀ
- Chip Æò°¡ ¼öÇà°ú ¹®¼ ÀÛ¼º
[ÀÚ°Ý¿ä°Ç]
- °æ·Â¹«°ü
- °ü·ÃÀü°ø ¼®¹Ú»ç ÇÐÀ§ ¼ÒÁöÀÚ (Àü¹®¿¬±¸¿ä¿øÀ¸·Î º´¿ª ´ëü º¹¹«ÀÚ ¿ä°Ç ÃæÁ·ÀÚ)
(¹ÝµµÃ¼/ Àü±â/ ÀüÀÚ °è¿) Àü°øÀÚ
- 2025³â 2¿ù Á¹¾÷ ÀÌÈÄ ¶Ç´Â 2025³â 8¿ù Á¹¾÷¿¹Á¤ÀÚ
- Á¹¾÷ÇÐÁ¡ 3.3ÀÌ»ó (4.5±âÁØ)
- TOEIC 700, TOEIC-S 130, OPIC IM2 ÀÌ»ó ¶Ç´Â µ¿ ¼öÁØÀÇ ¾îÇÐ Á¡¼ö
[¿ì´ë»çÇ×]
- °íÁ¤¹Ð/°íÀü¾Ðanalog ȸ·Î¼³°è Àü¹®¼º
- Systematic ¼³°è°ËÁõ Àü¹®¼º (EDA »ç¿ë skill°ú °ËÁõ ¹æ¹ý·Ð)
- Analog-digital mixed full-chip ¼³°è/°ËÁõ Àü¹®¼º
- Verilog-A/Verilog-AMS ¸ðµ¨¸µ Àü¹®¼º
- ±â´É/¼º´É/½Å·Ú¼º ºÒ·® ºÐ¼® ¹× ¹®Á¦Çذá Àü¹®¼º
[±Ù¹«Áö] ´ëÀü½Ã À¯¼º±¸
[¿¬ºÀ ¹× ó¿ì] ±âÁ¸¿¬ºÀ + @ÇùÀÇ (¼º°ú±Þ º°µµ) / ±â¼÷»ç Á¦°ø(Áְźñ Áö¿ø)
[ÀüÇüÀýÂ÷] ¼·ùÀüÇü – ¸éÁ¢ÀüÇü - ÃÖÁ¾ÇÕ°Ý(ÀÔ»ç)
[À̷¼ Á¦Ãâ ¹× ¹®ÀÇ]
ÇìµåÇåÅÍ ±èÀç¿ø Àü¹«
******@*******.*** / ***-****-****
(ÁÖ)Ä¿¸®¾îÇÏÀÌÄÁ¼³ÆÃ
»ç¾÷ºÎ ´ëÇ¥ / ÇìµåÇåÅÍ Àü¹« ±èÀç¿ø (Jay Kim)
¼¿ïƯº°½Ã ±Ýõ±¸ µðÁöÅзΠ9±æ 47 306È£ (°¡»êµ¿, ÇѽÅITŸ¿ö2Â÷)
T. ***-****-**** F. 0504.471.9539 M. ***-****-****
E. ******@*******.*** / ******@*******.***
W. www.careerhighc.com