¾È³çÇϼ¼¿ä?
¶óÀμ­Ä¡ÀÇ ÇìµåÇåÅÍ ¹ÚÇü±Ô ´ëÇ¥ÀÔ´Ï´Ù.
ÀúÈñ´Â ¹ÝµµÃ¼,µð½ºÇ÷¹ÀÌÆÀ/ÀüÀÚ,ITÆÀ/±â°è,È­ÇÐÆÀ/Á¦¾à,¹ÙÀÌ¿ÀÆÀÀ» ÁÖÃàÀ¸·Î 
ÃÖ°í ÀÓ¿ø±ÞÀ» ºñ·ÔÇÏ¿© °¢ºÐ¾ß ½Ç¹« Àü¹®°¡µéÀ»
Ãßõµå¸®´Â ÇìµåÇåÆÃ¾÷°è¸¦ ¸®µùÇÏ´Â Àü¹®È¸»çÀÔ´Ï´Ù.
ÁÁÀº Æ÷Áö¼ÇÀ» Ãßõµå¸³´Ï´Ù.


[¾÷¹«³»¿ë]
System IP integrationÀ» ÅëÇÑ Custom SoC ¼³°è
CPU ¹× NOC(Network on Chip) ±â¹ÝÀÇ Bus¸¦ Ȱ¿ëÇÑ SoC¸¦ °³¹ß
System peripheral ¼³°è

RTL Design
 - RTL Design with Verilog or SystemVerilog
 - Logic synthesis¿Í timing constraints¿¡ ´ëÇÑ ÀÌÇØ
 - DFT/SCAN¿¡ ´ëÇÑ ÀÌÇØ

[¿ì´ë»çÇ×]
RTL Design
- Soc ±â¹Ý(Processor & AMBA Bus) System °³¹ß °æÇèÀÚ
- script language À¯°æÇèÀÚ ¿ì´ë (shell programming/Perl/python)


°æ·Â°ú ¸ÅĪµÇ½Ã´Â ºÐÀº
******@*******.***·Î À̷¼­¸¦ º¸³»Áֽðųª,
***-****-****·Î ¹®Àǹٶø´Ï´Ù.
°¨»çÇÕ´Ï´Ù.