¾È³çÇϼ¼¿ä?
¶óÀμ­Ä¡ÀÇ ÇìµåÇåÅÍ ¹ÚÇü±Ô ´ëÇ¥ÀÔ´Ï´Ù.
ÀúÈñ´Â ¹ÝµµÃ¼,µð½ºÇ÷¹ÀÌÆÀ/ÀüÀÚ,ITÆÀ/±â°è,È­ÇÐÆÀ/Á¦¾à,¹ÙÀÌ¿ÀÆÀÀ» ÁÖÃàÀ¸·Î 
ÃÖ°í ÀÓ¿ø±ÞÀ» ºñ·ÔÇÏ¿© °¢ºÐ¾ß ½Ç¹« Àü¹®°¡µéÀ»
Ãßõµå¸®´Â ÇìµåÇåÆÃ¾÷°è¸¦ ¸®µùÇÏ´Â Àü¹®È¸»çÀÔ´Ï´Ù.
ÁÁÀº Æ÷Áö¼ÇÀ» Ãßõµå¸³´Ï´Ù.


[¾÷¹«³»¿ë]
Physical Level ±¸Çö(Floorplan, Placement, CTS, Routing) ¹× °ËÁõ
Physical Design Flow ¹× Implementation Methodology °³¹ß ¹× ±¸Çö
Physical Verification ¹× SI/PI/EM ºÐ¼®
Physical Verification (Calibre PERC/DRC/ERC/LVS)

[ÀÚ°Ý¿ä°Ç]
 - °æ·Â 3³â ÀÌ»ó

[¿ì´ë»çÇ×]
Auto P&R layout and physical verification    
 - Auto P&R Tool À¯°æÇèÀÚ
 - Tcl script ÀÛ¼º °¡´ÉÀÚ

SI/PI analysis    
 - Ansys redhawk À¯°æÇèÀÚ
 - On-chip and system level signal/power integrity ¹× reliability analysis
 - ASIC design flow (RTL to GDS)¿¡ ´ëÇÑ ÀÌÇØ
 - EDA data format (LEF/DEF, GDS, Liberty, STA, SPEF)¿¡ ´ëÇÑ ÀÌÇØ
 - Voltage drop ¶Ç´Â EM hot-spotÀÇ ¿øÀÎ ºÐ¼®
 - CPM(Chip Power Model) »ý¼º ¹× Àû¿ë


°æ·Â°ú ¸ÅĪµÇ½Ã´Â ºÐÀº
******@*******.***·Î À̷¼­¸¦ º¸³»Áֽðųª,
***-****-****·Î ¹®Àǹٶø´Ï´Ù.
°¨»çÇÕ´Ï´Ù.