[´ë±â¾÷ ¹ÝµµÃ¼È¸»ç]
GaN ½Å·Ú¼º/FA(Failure Analysis)
(°æ·Â)
| ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
|---|---|---|
|
[´ã´ç¾÷¹«] - GaN device Evaluation ¹× FA - Wafer/PKG level DC ¹× Dynamic Ư¼º Æò°¡ ºÐ¼® - Wafer/PKG level reliability setup ¹× Æò°¡ [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
|
[ÀÚ°Ý¿ä°Ç] - ÇзÂ: ÇлçÀÌ»ó - Power Á¦Ç°°³¹ß °æ·Â 3³â ÀÌ»ó(¼®»ç), 5³â ÀÌ»ó(Çлç) - GaN ½Å·Ú¼º Æò°¡ ¹× FA °æÇè - GaN wafer/pkg Æò°¡ °æÇè
[¿ì´ë»çÇ×] - Totem pole µî topology¸¦ ÀÌ¿ëÇÑ Àü·Âº¯È¯ board ¼³°è - GaN Epi/device ±¸Á¶ ¹× °øÁ¤ ÀÌÇØ
[±Ù¹«Áö] ÃæºÏ À½¼º |
1 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
2025³â 12¿ù 06ÀÏ ~ ä¿ë½Ã ¸¶°¨
±âŸ À¯ÀÇ»çÇ×
