GaN FA(Failure Analysis)/
(5³â ÀÌ»ó~ )
- ¹ÝµµÃ¼(ÄÚ½ºÇÇ)
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
| ¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
|---|---|---|---|
GaN FA(Failure Analysis)/ (5³â ÀÌ»ó~ ) |
[´ã´ç¾÷¹«] ¤ýGaN device Evaluation ¹× FA(Failure analysis) - Wafer/PKG level DC ¹× Dynamic Ư¼º Æò°¡ ºÐ¼® - Wafer/PKG level reliability setup ¹× Æò°¡ |
[ÀÚ°Ý¿ä°Ç] ¤ý°æ·Â: Power Á¦Ç°°³¹ß 3³â ÀÌ»ó(¼®»ç), 5³â ÀÌ»ó(Çлç) - GaN ½Å·Ú¼º Æò°¡ ¹× FA °æÇè - GaN wafer/pkg Æò°¡ °æÇè [¿ì´ë»çÇ×] ¤ý100~650V GaN discrete ¹× IC mask Á¦ÀÛ°æÇè ¤ýGaN Epi/device ±¸Á¶ ¹× °øÁ¤ ÀÌÇØ ¤ýTotem pole µî topology¸¦ ÀÌ¿ëÇÑ Àü·Âº¯È¯ board ¼³°è [±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý¿¬ºÀ: ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ¿ª·® ¿ì¼öÇϽźи¸ ¤ý¹®ÀÇ: ***-****-****/ ******@*******.*** |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
±âŸ À¯ÀÇ»çÇ×