SoC ¾ç»ê °³¹ß °æ·Â/
(ARM CPU/MCU, RISC-V °æ·Â)
- ¹ÝµµÃ¼(ÄÚ½ºÇÇ)
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
| ¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
|---|---|---|---|
SoC ¾ç»ê °³¹ß/ (ARM CPU/MCU, RISC-V °æ·Â) / (4³â ÀÌ»ó~ ) |
[´ã´ç¾÷¹«] ¤ýT-Con °³¹ß °úÁ¦¿¡ ¸ÂÃç MCU Platform °³¹ß ¹× °ü·Ã Pen ¼³°è ¤ý SoC °³¹ß ½Ã Core¿Í Configuration ¼±Á¤ ¤ýRTL, SDC ¹× Power Intent ÀÛ¼º°ú °ËÁõ ¤ý°¢Á¾ Benchmark¸¦ ÅëÇÑ ¼º´É Æò°¡ ¤ý Physical Implementation ´Ü°èº° °ËÁõ°ú multi-core power °ü¸® |
[ÀÚ°Ý¿ä°Ç] ¤ýÇзÂ: ±¹³»¿Ü 4³â Çлç ÀÌ»ó¤ýÀü°ø: ÀüÀÚ/Àü±â À¯°ü¤ý°æ·Â: ARM CPU/MCU ±×¸®°í RISC-V °³¹ß À¯°ü ¤ýSoC ¾ç»ê °³¹ß °æ·Â [±âŸ»çÇ×] ¤ýä¿ë±¸ºÐ: Á¤±ÔÁ÷ ¤ý¿¬ºÀ: ÈíÁ·ÇÏ°Ô ÇùÀÇ/ ÇзÂ, ¿ª·® ¿ì¼öÇϽŠºÐ¸¸ |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
±âŸ À¯ÀÇ»çÇ×